# Final Group Report Team Leidar

Yizhi Tao Yuanyuan Xiang Li Zhang Jiapeng Zhong

# <u>Design</u>

# **Design Specification**

- Range from 5m to 50m
- \$300 Budget
- Frequency Modulated Continuous Wave Radar

# **Project option**

We chose accuracy as our first priority in this design. We generally followed the system schematic of last quarter. Initially, we wanted to use a microcontroller to do on-board signal processing; however, the microcontroller we chose, CC3200, did not have enough memory space to do necessary signal processing, so we changed back to use computer. We also decide to experiment with two yagi antennas. However, we also had a plan of using one or two coffee can antennas as back up.

# **Component selection**

# Baseband PCB

The new radar system would be built upon quarter 1 design. Therefore, the functions of baseband circuit included conversion from 8 volt to 5 volt, generation of triangle wave for VCO and a low pass filter and a gain stage for output signal from mixer. In addition, the circuit also needed to convert 8 volt to 3.3 volt which is the voltage supply for the microcontroller, CC3200. With the knowledge on the functions of baseband circuit, we designed the circuit based on the circuit form lab1 manual from quarter 1. We decided to not change components for low pass filter and gain stage, since the given designed circuit on lab1 manual is refined and the required resistors were already provided by the lab. There is no need to order new SMD resistors and op-amps.

# RF PCB

To simplify the circuit and debugging process, we chose to purchase highly integrated components instead of building on discrete components. To accomodate for the increased range and different antennas compared to quarter one, we picked LNAs to provide the gain needed for the transmitter and receiver. We then selected our components according to the gain and frequency specification.

#### **Block Diagram**



Fig 1: block diagram of radar system

# **ADI Simulations**

Transmitting system (power approximation)



Fig 2: ADI simulation of transmitter

## Receiving system (power approximation)

#### 5m



Fig 3: ADI simulation of receiver at 5m

ile Stage	Reference D	ata Help																
ANAL DEVIC	CES	<b>7</b>	•		\$	•]												
+	-	Stage 1	•	Stage 2		S	tage 3	Stag	e 4	▶	Sta	ge 5 -						
					~		$\otimes$	-	Call T		-[	LPF						
Recei	ive	LNA	✓ LNA	2		Mxer (	Rx)	Gain Block		• L	PF	•						
Toggle	Tx/Rx	Temp Part	• Temp	Part		Temp	Part	Temp Part		- T	emp Par	•						
put Freq	(MHz)	2400	2400	6		2400		0		0								
1	(Ohms)	50	50			50		50	_	50								
ut	(Ohms)	50	50		50 50		5	0										
wer Gain	(dB)	14.28	14.28 -5.1		-5.1	1 27		0										
tage Gain	(dB)	14.3	14.3	1	-5.1		27	27		(								
3	(dBm)	29.8	29.8		14		100		1	100								
dB	(dBm)	19.8	19.8	\$		14		91		9	1							
6	(dBm)	-74	-59.7		-45.4		-50.5		-2	23.5								
Backoff	(dB)	93.8	79.5			59.4		141.5		114.5								
ak Backoff	(dB)	93.8	79.5 59.4			141.5		1	114.5									
ise Figure	(dB)	0.8	0.8			0		0		0	ć.							
Itage	(V)	5.5	5.5			0		2.5		2	.5							
irrent	(mA)	70 70		40	40 20			2	0									
		- Innut			Analyzia													
		Number a	of Change	5	-		Oute	t Dourse (eme)	-22.64	dB	m ]	Noise Cir	0.0	ab a		OIP2	25.9	dBm
		Inn	ut Power	-74	dBm		Output	Voltage (rms)	14.88	mVm	ms	Output	NSD -122	7 dBm/h	z	IIP3	-14.6	dBm
		Analysis B	andwidth	1	MHz		Outp	ut Voltage (pp)	42.03	mVp	pp	Output I	NSD 16	NV/tH	z	IMD3 ((Pin-3dB) per tone)	-124.9	dBc
		PEP-to-RM	MS Ratio	0	dB			OP1dE	34.86	dBr	m	Output Noise F	loor -62	7 dBm		SFDR	65.6	dB
		P1dB Backoff	Warning	10	dB			IP1dB	-14.6	dBr	m	5	SNR 39.	2 dB		ACLR (est.)	-39	dB
		Peak Backoff	Warning	1	dB	8		Power Gain	50.46	dB	3	Input Rx Sensit	ivity -103	2 dBm		Pwr Consumption	0.87	W
		Min S/N fo	r Demod	10	dB			Voltage Gain	50.46	dB	5							

## 50m

Fig 4: ADI simulation of receiver at 50m

# **Implementation**

## Baseband

# Schematic

The first part of baseband circuit is the conversion of voltages. The detailed schematic is shown in Fig 5.



Fig 5: voltage conversion circuit

In this part, LM317 adjustable voltage regulator is used to convert 8 volt to 5 volt. And LT1009 2.5v voltage reference is used to generate 2.5 volt as the biased voltage for low pass filter and gain stage and the reference voltage for DAC which converts digital signal from teensy to analog signal. In addition, LM2937 3.3v is used to convert 8 volt to 3.3 volt as voltage supply for CC3200. The circuit is based on the evaluated circuit shown on the data sheet.

Fig 6 shows the low pass filter and gain stage design.



Fig 6: low pass filter and gain stage

There is no significant change on this part compared to quarter 1. The noticeable change is that the output signal is connected to an LED which prevents output voltage from exceeding 1.4 volt, the maximum input voltage for CC3200 ADC.

For Teensy and MCP4921 (DAC), the schematics are the same as quater1. The following graph is the overall schematic.



Fig 7: overall baseband schematic

Footprint

After schematic design, we needed to create footprint for each component. The rule of thumb is that carefully review the PCB design the PCB footprint provided on the datasheet and make sure it is bottom view or top view. It is important to know the unit on the datasheet is mm or inch. In addition, assigning each pad the correct pin number is required, because later when laying out the PCB, the track net is based on the pin number on the footprint and the pin number on schematic. Make sure the two pin numbers are matched. Furthermore, using non-copper line to outline the approximate size of the components can help to define the distance between each component when doing PCB layout.

#### Layout

At first, we outlined a fixed size (1.5inch by 2.5inch) for my baseband PCB to make sure RF and baseband PCBs have the same size. The, load netlist to the layout window. Based on netlist to place the components. Using track via can help avoid cross of tracks. And use fill zone to fill ground is a good way to save tracks from grounding. Before, upload the PCB design, it is necessary to refill zone.

Stacking

For good connection between two PCBs, we choose to use stack two PCBs together. The stacking PCB is shown in Fig 8.



Fig 8: stacked PCB

First, we created three pins: VCO input, ground and 5 volt on the top left corner. And make sure the positions of pins are the same as the positions of pins on the RF band. Using larger grid makes the position matching easier. Then, to make sure the RF PCB can support baseband PCB, we created several ground pins at other three corners. The final PCB layout is shown below in Fig 9.



Fig 9: final baseband PCB layout

Assembling

The first step to assembly the PCB is to collect all needed components and mark each component correctly. Then, based on the PCB design file, we soldered each component on its place. Personally, placing solder paste to all the SMD

copper sections and then place the components is the most efficient way to assembly a PCB.

The first soldered PCB is shown below in Fig 10.

Fig 10: soldered PCB

We used normal female pin headers for Teensy, op-amp, DAC and potentiometers. And then we test this baseband PCB. It works fine. Later, when we stacked the baseband PCB on the RF PCB and tested the whole system, we had troubled on our baseband PCB. Since the potentiometers have very thin pin, the contacts between potentiometers and pin headers are loose. Also, there are loose contacts between op-amp pin headers. Therefore, we decided to re-soldered baseband PCB.

We used "14 Position Pin Standard Circular Connector" for op-amp and "8 Position Pin Standard Circular Connector" for DAC to avoid loose contacts. Also, we directly soldered potentiometers on PCB. Fig 11. below shows the re-soldered PCB.



Fig 11: re-soldered PCB This re-soldered PCB worked much better than the old one.

#### **RF PCB**

Schematic

The schematic of the RF PCB looks similar to quarter one RF system, Fig 12. I placed the transmitter on top and receiver on bottom to easily differentiate from them. I also placed capacitors between vcc and gnd and between some components. Capacitors between vcc and gnd are called decoupling or bypass capacitors and they are used to decouple the AC signal from power supply and protect the circuit. On the other hand, capacitors in between RF components can block the DC offset.



Fig 12.. RF PCB schematic

#### Footprint

The next task is creating custom-designed footprints. Because KiCAD likely does not have the correct footprints for the component and you should not trust footprints on the internet, so it is safest to create your own footprints. Study the outline drawing and outline dimensions on the datasheet. Having correct footprint is essential to the success of PCB, double check and triple check if necessary. Fig 13 below shows an example of a VCO footprint.



Fig 13: an example of VCO footprint

PCB Layout

In Schematic editor, click generate netlist. Then open Pcbnew and click read netlist. After that, you should see all the components stacked together in one place. Use right click -> Move or keyboard shortcut M to separate them and place them in the desired location. Note that you can change the layout any time in the future, so it is not necessary to decide the location of each component in the beginning.

On RF PCB, there are two types of traces you should distinguish between, low frequency (or DC) signal paths and high frequency signal paths. In my design, the only low frequency and DC signals are the V-tune signal from baseband PCB and VCC power lines. Other traces are all high frequency RF (2.4 GHz) signals in transmitter and receiver. For low frequency signals, you do not need to worry too much about the track width as long as they are not too thin. However, for high frequency RF signal traces, you do have to pay attention to the track width and length.

Track width for RF signal is important because we need to have a 50  $\Omega$  transmission line to minimize signal reflection. To determine the RF track width, use the built-in PCB calculator in KiCAD, shown in Fig 14. I chose to use Coplanar wave guide with ground plane because it gives relatively thin traces compared to having Microstrip lines. Note that you need to fill the top plate with ground for this method to work. First enter the substrate parameters given by the TA. On the right-hand side in Physical parameter, you can select W and S values

and calculate Z0. Conversely, you can specify Z0 and one of W and S parameters to calculate the other.

•		PCB Calculato	r				
Regulators Track Width	Electrical Spacing	TransLine	RF Attenuators	Color Code	Board Classes	)	
ransmission Line Type:	Substrate Paran	neters		Physical Parameters			
Microstrip Line Coplanar wave guide Coplanar wave guide with ground plane Rectangular Waveguide Coaxial Line Coupled Microstrip Line Stripline Twisted Pair	Er TanD Rho H T mu Rel C	4.58 1e-08 1.72e-08 57 0.15 1	  mil 🗘 mil 🗘	W 40.87 S 7 L 0 Analyze Synt Electrical Parameters: Z0 49.9986		mil O mil O hetize	
SWS	Component Para	ameters:		Ang_I 0		Degree	
	Frequency	2.4	GHz ᅌ	Conductor Dielectric Skir	ErEff Losses Losses Depth		

Fig 14: PCB calculator

At first, I tried to use 6 mil (minimum copper to copper width of Bay Area Circuit) as the separation. However, the DFM reported less than 6 mil (5.45mil) copper to copper width and never passed the DFM check, Fig 15. This is due to the fact that some copper fills do not have smooth round edges and the actually clearance is less than 6 mil. In the end, I switched to 7 mil clearances and passed the DFM check.



Fig 15: DFM min. Spacing error

In addition to selecting the correct track width, designing short and straight RF traces is another important thing to consider. Long and bending RF traces can create loss in the signal. Therefore, I centered the design of my RF PCB and

placement of components around achieving the shortest and never bending RF traces. Below is the final RF PCB design, Fig 16.



Fig 16. Final RF PCB layout

When placing the components, it is also helpful to use different grid sizes to line up pads of two adjacent components. Otherwise, the traces might have a very small bend at one end. When placing the via fences, use array tool to save time. Although there is no exact rule to how far via fences should be placed from the signal trace, I recommend leaving some space between via fences and track. I also created 4 sets of through-holes on each corner to connect to baseband PCB via pin headers. Vcc and V-tune signals are placed on the top left and IF signal is placed on lower right, with other connections connected to gnd. Having extra ground connections between RF and baseband PCB provides better electrical and mechanical stability so it is highly recommended.

## Soldering

When soldering, one critical thing to pay attention to is having the correct orientation of components. For example, the VCO we used has a square footprint so it is easy to mistaken the orientation. So always consult the datasheet before placing down the component. In addition, some components can be very small (for example our signal splitter), so be extra careful when applying solder paste to make sure that pads are not shorted together. Fig 17 shown below is the soldered RF PCB.



Fig 17: soldered RF PCB

# Testing

**RF band circuit:** First step is to verify the transmitter part, which includes voltage-controlled oscillator (VCO), attenuator, low noise amplifier (LNA) and splitter. Based on our power budget calculation, we are expecting to get a power of 15.9dBm ideally at the antenna. Power on the RF circuit, set the Vtune to 5V, we are able to get 13.7dBm power (excluding 0.3dBm loss of SMA cables) measured by spectrum analyzer shown in Fig 18. Thus, it's reasonable to say that the transmitter is working properly.



Fig 18: power measured at transmitter

Also, the VCO sensitivity is measured to get accurate result for the use of signal processing. As we change the Vtune, the output frequency changes accordingly as shown in Fig 19, where the relationship is pretty linear with a sensitivity of 33.1MHz/V.



Fig 19: relation between Vtune and output frequency of VCO

To test the receiver part, which includes LNA and mixer, we set the Vtune to a specific DC (5V here), and use TPI synthesizer to generate a power of -35dBm at 2.47GHz. Taking LNA gain and mixer conversion loss into consideration, we are able to get -12.4dBm power at 100MHz as expected. So far, our RF works fine.

**Baseband circuit:** The baseband circuit should be able to give desired gain and sufficient bandwidth. Before we have mentioned the sensitivity of VCO to be 33.1MHz/V, Vtune is a 6 to 8V triangle wave at 25Hz. So the maximum frequency

that is fed in the baseband circuit would be (this happens when target is 50m away):

$$F \max = \frac{\frac{2*Range}{C}}{\frac{T}{2}} * \Delta V * Sensitivity = 1.1 KHz$$

When we feed in a 100mVpp sinusoidal signal to baseband signal, the gain is adjusted to 40 at 1KHz (remain almost same for lower frequency), which results in a 4Vpp output. Vpp reduces to 2.8V when input frequency is around 6KHz. Thus, the bandwidth of the baseband circuit is 6 times of the Fmax, which is sufficient for this system.

#### Whole system testing:

We then compared the performance of baseband + RF PCB system (Fig 20a) against baseband PCB + quarter 1 RF system (Fig 20b). We found that baseband + quarter 1 RF system generally produced a cleaner graph than baseband + RF PCB. However, because the quarter 1 RF system is noticeably heavier than the RF PCB, we opted for the stacked baseband + PCB combination as planned in the beginning.

We also tested three combinations of antenna combinations: two yagi antennas, one coffee can on transmitter and one yagi on receiver, and two coffee cans. As a result, two-yagi-antenna combination produced very poor result. This is due to the fact that yagi antenna has worse directivity than coffee can. One coffee can and one yagi antenna combination produced similar results as two coffee cans. Therefore, we chose one coffee can and one yagi antenna as our final design because this system is significantly lighter than two coffee can setup.





Fig 20: two system combinations

# <u>Result</u>

(a)

Our whole radar system is shown below in Fig 21. We used a piece of styrofoam as the base because it is light and can provide the necessary mechanical support for the whole system. We used electric tape to secure all components and wires in place.



Fig 21: Whole radar system

Final testing result

(b)



Fig 22: Testing result generated from wav file

Test result

Actual Distance	Our Measurement					
43.7388	44.88					
33.2232	34.27					
22.86	24.07					
14.478	15.1					
7.3152	7.75					

#### Discussion

From one quarter of designing, assembling and testing, we learned that building a fully working radar system requires a lot of hard work and thinking. We also learned to test each sub systems and come up with ways to test them to make sure they work before testing the whole system. Sometimes, even when all sub systems seem to be working, the whole system might not work in the way we like it to be. The key was to keep testing while making modifications to the system, such as adjusting the gain in baseband circuit or modifying a piece of code to make sure all subsystems not only work on their own but also work together as a whole.

Mistakes are bound to happen when designing a new system, but it is important to come up with solutions or remedies to the situation. Whether it is to add a wire, re-solder a PCB, redesign a new PCB or use the back-up system, we need to consider the severity of the situation and time allowed. I think we learned a lot about fixing our mistakes throughout the design of the radar system.

Even though we decided to do on-board processing at the beginning of quarter and able to find the frequency using FFT, we found out that the our current algorithm cannot detect the distance due to the system we are using has to involve some doppler feature. After reading the python code provided in quarter 1 and the matlab code from Team One in year 2016-2017, we figured out that we need to sample multiple set of samples and do dynamic frequency calculation to find out the distance. The processing time would be too long to capture all distance changes of the TA with on-board process. Thus, we decided to switched to matlab code from Team One and instead of using "real-time" which periodically record audio and perform processing, we decided to using audacity to record the entire motion of the TA and perform process for the entire recording. We actually did field test using rulers to measure distance and calibrated our coefficient to match the actual distance measured. However, due to the line generated from the way file have a length corresponding to field distance of 3 meters (from the left of line to the right of line on the same horizontal level), our final result still have error due to the actual point selected on the graph.

#### BOM

		Unit	Quantity		Quantity		
Component	Model	Price	used	Price	to order	Price	Link
							https://www.minicircu
							its.com/WebStore/das
	ROS-2536						hboard.html?model=R
vco	C-199+	\$ 23.95	1	\$23.95	2	\$47.90	OS-2536C-119%2B

							https://www.minicircu
							its.com/WebStore/das
							hboard.html?model=L
Attenuator	LAT 3+	\$ 2.15	2	\$4.30	2	\$4.30	AT-3%2B
							https://www.minicircu
							its.com/WebStore/das
	TAMP-27						hboard.html?model=T
LNA	2 LN+	\$ 14.95	3	\$44.85	5	\$74.75	AMP-272LN%2B
							https://www.digikey.c
							om/product-detail/en/
	Anaren						anaren/PD2328J5050S
	PD2328J5						2HF/1173-1098-1-ND/
Splitter	050S2HF	\$ 0.74	1	\$0.74	2	\$1.48	3069297
							https://www.minicircu
							its.com/WebStore/das
	ADE-R3GL						hboard.html?model=A
Mixer	Н	\$ 4.85	1	\$4.85	2	\$9.70	DE-R3GLH%2B
							https://www.digikey.c
							om/products/en?mpar
Amplifier	TL974IN	\$ 0.98	3	\$2.94	6	\$5.88	t=TL974IN&v=296
Yagi							http://wa5vjb.com/pr
Antenna		\$ 6.00	2	\$12.00	2	\$12.00	oducts2.html
							https://www.digikey.c
							om/product-detail/en/
							texas-instruments/LM
							2937ET-5.0-NOPB/LM
Voltage							2937ET-5.0-NOPB-ND/
regulator	LM2937	\$ 1.69	1	\$1.69	2	\$3.38	212651
							https://www.digikey.c
							om/product-detail/en/
							vishay-semiconductor-
	VSMF289						opto-division/VSMF28
	3RGX01C						93RGX01/VSMF2893R
Diode	T-ND	\$ 1.09	1	\$1.09	2	\$2.18	GX01CT-ND/5323940
Total				\$96.41		\$161.57	

<u>CC3200 Code</u>

// Standard includes #include <string.h> #include <stdint.h> #include <stdlib.h> #include <stdbool.h> #include <math.h> // Driverlib includes #include "utils.h" #include "hw memmap.h" #include "hw\_common reg.h" #include "hw types.h" #include "hw adc.h" #include "hw ints.h" #include "hw gprcm.h" #include "rom.h" #include "rom map.h" #include "interrupt.h" #include "prcm.h" #include "uart.h" #include "pin\_mux\_config.h" #include "pin.h" #include "adc.h" #include "adc userinput.h" #include "uart if.h" #include "gpio.h" #include "complex.h" #include "spi.h" #include "Adafruit GFX.h" #include "Adafruit SSD1351.h" #include "test h" #include "coeff.h" #define USER INPUT #define UART PRINT Report #define FOREVER 1 #define APP NAME "ADC Reference" #define NO OF SAMPLES 1024 #define PI 3.1415926535897932384626434 #define GP base GPIOA2 BASE #define GP\_pin 0x40

```
unsigned char GP flag;
unsigned long pulAdcSamples[1024];
double result[1024];
short sample[1024];
#define MASTER MODE
                1
#define SPI IF BIT RATE 100000
//
        GLOBAL VARIABLES
#if defined(ccs)
extern void (* const g pfnVectors[])(void);
#endif
#if defined(ewarm)
extern uVectorEntry __vector_table;
#endif
/*
        LOCAL FUNCTION PROTOTYPES
                                      */
static void BoardInit(void);
//static void DisplayBanner(char * AppName);
static void FFT CooleyTukey(int N, int N1, int N2);
static void GPIntHandler(void):
//***********
                     *******
//
//! Application startup display on UART
//!
//! \param none
//!
//! \return none
//1
//***:
       /*
static void
DisplayBanner(char * AppName)
{
 Report("nnn'r");
 Report("\t\t
         CC3200 %s Application
                        \n\r", AppName);
```

```
Report("n\n/r");
}
*/
                    *******
//********
//
//! Board Initialization & Configuration
//!
//! \param None
//!
//! \return None
//
static void
BoardInit(void)
/* In case of TI-RTOS vector table is initialize by OS itself */
#ifndef USE TIRTOS
 //
 // Set vector table base
 //
#if defined(ccs)
 MAP IntVTableBaseSet((unsigned long)&g pfnVectors[0]);
#endif
#if defined(ewarm)
 MAP IntVTableBaseSet((unsigned long)& vector table);
#endif
#endif
 //
 // Enable Processor
 //
 MAP IntMasterEnable();
 MAP IntEnable(FAULT SYSTICK);
 PRCMCC3200MCUInit();
static void
Total Initial(void) {
 // Enable the SPI module clock
 MAP PRCMPeripheralClkEnable(PRCM GSPI,PRCM RUN MODE CLK);
 // Reset the peripheral
 MAP PRCMPeripheralReset(PRCM GSPI);
 // Reset SPI
```

```
MAP SPIReset(GSPI BASE);
 // Configure SPI interface
 MAP SPIConfigSetExpClk(GSPI BASE,MAP PRCMPeripheralClockGet(PRCM GSPI),
             SPI IF BIT RATE, SPI MODE MASTER, SPI SUB MODE 0,
             (SPI SW CTRL CS |
             SPI 4PIN MODE
             SPI TURBO OFF |
             SPI CS ACTIVEHIGH |
             SPI WL 8));
 MAP SPIEnable(GSPI BASE);
 Adafruit Init();
 fillScreen(BLACK);
 setTextColor(BLUE,1);
 // Configure ADC timer which is used to timestamp the ADC data samples
 MAP ADCTimerConfig(ADC BASE,2^17);
 // Register the interrupt handlers
 MAP GPIOIntRegister(GP base, GPIntHandler);
 // Configure rising edge interrupts on SW2 and SW3
 MAP GPIOIntTypeSet(GP base, GP pin, GPIO RISING EDGE);
}
//** GP IntHandler
//****************
                     *******
static void GPIntHandler(void) {
 unsigned long ulStatus;
 ulStatus = MAP GPIOIntStatus (GP base, true);
 MAP GPIOIntClear(GP base, ulStatus); // clear interrupts
 GP flag = 1;
}
//** Implements the Cooley-Tukey FFT algorithm.
static
void FFT CooleyTukey(int N, int N1, int N2) {
 int k1, k2;
 int k. n:
 /* Allocate columnwise matrix */
```

```
signed long long** columns real = (signed long long**) malloc(sizeof(signed long long*) *
N1);
  for (k1 = 0; k1 < N1; k1++)
    columns real[k1] = (signed long long*) malloc(sizeof(signed long long) * N2);
  }
  /* Reshape input into N1 columns */
  for (k1 = 0; k1 < N1; k1++)
    for (k2 = 0; k2 < N2; k2++)
       columns real[k1][k2] = (signed long long) sample[N1*k2 + k1];
    }
  }
  complex** columns = (complex**) malloc(sizeof(struct complex t*) * N1);
  for (k1 = 0; k1 < N1; k1++)
    columns[k1] = (complex^*) malloc(size of(struct complex t) * N2);
  }
  /* Compute N1 DFTs of length N2 using naive method */
  for (k1 = 0; k1 < N1; k1++)
    //columns[k1] = DFT naive(columns[k1], N2);
    for(k = 0; k < N2; k++) {
       columns[k1][k].re = 0;
       columns[k1][k].im = 0;
       for (n = 0; n < N2; n++)
         columns[k1][k].re = columns[k1][k].re + columns real[k1][n] * cos Naive[k][n];
         columns[k1][k].im = columns[k1][k].im + columns real[k1][n] * sin Naive[k][n];
       }
     }
       free(columns real[k1]);
  ł
  free(columns real);
  /* Allocate rowwise matrix */
  complex ** rows = (complex**) malloc(sizeof(struct complex t*) * N2);
  for (k_2 = 0; k_2 < N_2; k_2 + +)
    rows[k2] = (complex^*) malloc(sizeof(struct complex t) * N1);
  }
  /* Multiply by the twiddle factors (e^{-2*pi*j/N * k1*k2}) and transpose */
  for(k1 = 0; k1 < N1; k1 + +) {
    for (k2 = 0; k2 < N2; k2++)
       rows[k2][k1].re = (columns[k1][k2].re*cos_twiddle[k1][k2] -
columns[k1][k2].im*sin twiddle[k1][k2]) >> 14;
```

```
rows[k2][k1].im = (columns[k1][k2].re*sin twiddle[k1][k2] +
columns[k1][k2].im*cos twiddle[k1][k2]) >> 14;
    free(columns[k1]);
  }
  free(columns);
  complex* X row = (complex*) malloc(sizeof(struct complex t) * N1);
  /* Compute N2 DFTs of length N1 using naive method */
  for (k2 = 0; k2 < N2; k2++)
    //rows[k2] = DFT naive(rows[k2], N1);
    for(k = 0; k < N1; k++) {
       X row[k].re = 0.0;
       X row[k].im = 0.0;
       for(n = 0; n < N1; n++) {
         X row[k].re = X row[k].re + ((rows[k2][n].re*cos Naive[k][n] -
rows[k2][n].im*sin Naive[k][n]) >> 14);
         X row[k].im = X row[k].im + ((rows[k2][n].im*cos Naive[k][n] +
rows[k2][n].re*sin Naive[k][n]) >> 14);
       }
     }
    for(n = 0; n < N1; n++) rows[k2][n] = X row[n];
  }
  free(X row);
  /* Flatten into single output */
  for(k1 = 0; k1 < N1; k1++) {
    for (k2 = 0; k2 < N2; k2++)
       result[N2*k1 + k2] = mag(rows[k2][k1]);
    }
  }
  for (k2 = 0; k2 < N2; k2++) free (rows[k2]);
  free(rows);
  return;
}
                              //****
//
//! main - calls Crypt function after populating either from pre- defined vector
```

```
//! or from User
//!
//! \param none
//!
//! \return none
//1
void
main()
{
  // Initialize Board configurations
  BoardInit();
  PinMuxConfig();
  Total Initial();
  int i;
  unsigned int uiChannel = ADC CH 3;
  unsigned long ulSample;
  unsigned long ulStatus;
  unsigned char sample flag = 0;
  unsigned short max index;
  double max val;
  int freq;
  GP flag = 0;
  char frequency[4];
  ulStatus = MAP GPIOIntStatus(GP base, false);
  MAP GPIOIntClear(GP base, ulStatus);
  MAP GPIOIntEnable(GP base, GP pin);
  while(FOREVER)
  {
    if (GP \ flag > 0)
      MAP GPIOIntDisable(GP base, GP pin);
      fillRect(0,0,40,40, BLACK);
      setCursor(0, 0);
      Outstr("start");
#ifdef CC3200 ES 1 2 1
    // Enable ADC clocks.###IMPORTANT###Need to be removed for PG 1.32
    HWREG(GPRCM BASE + GPRCM O ADC CLK CONFIG) = 0x00000043;
    HWREG(ADC_BASE + ADC_O_ADC_CTRL) = 0x00000004;
    HWREG(ADC_BASE + ADC_O_ADC_SPARE0) = 0x00000100;
    HWREG(ADC BASE + ADC O ADC SPARE1) = 0x0355AA00;
```

#### #endif

```
// Enable ADC timer which is used to timestamp the ADC data samples
MAP ADCTimerEnable(ADC BASE);
// Enable ADC module
MAP ADCEnable(ADC BASE);
// Enable ADC channel
MAP ADCChannelEnable(ADC BASE, uiChannel);
i = 0;
sample flag = 0;
while (i < 1024)
  if(MAP_ADCFIFOLvlGet(ADC_BASE, uiChannel)) {
    ulSample = MAP ADCFIFORead(ADC BASE, uiChannel);
    sample flag++;
    if (sample flag == 20)
       pulAdcSamples[i] = ulSample;
       i++;
       sample flag = 0;
    }
  }
}
MAP ADCChannelDisable(ADC BASE, uiChannel);
for (i=0;i<1024;i++) sample [i] = ((pulAdcSamples [i] >> 2) \& 0x0FFF);
//for (i=0;i<1024;i++) sample[i] = (signed short) (cos(0.02*i)*5+5);
FFT CooleyTukey(1024, 32, 32);
max val = result[1];
max index = 1;
for (i=2;i<512;i++){
  if (result[i] > max val){
    max index = i;
    max val = result[i];
  }
}
freq = max index * 3125 / 1024;
frequency[0] = 48 + \text{freq}/1000;
frequency[1] = 48 + (\text{freq}\%1000)/100;
frequency[2] = 48 + (freq\%100)/10;
frequency[3] = 48 + (\text{freq}\%10);
```

```
setCursor(0, 10);
Outstr(frequency);
setCursor(0, 20);
Outstr("end");
GP_flag--;
if (GP_flag==0) {
    ulStatus = MAP_GPIOIntStatus(GP_base, false);
    MAP_GPIOIntClear(GP_base, ulStatus);
    MAP_GPIOIntEnable(GP_base, GP_pin);
    }
}
```